SPECIFICATION

1. Title of the Invention

SOLID-STATE IMAGING DEVICE

2 Claims

- 1. A solid-state imaging device having a plurality of photo-electric conversion devices which are disposed on a single semiconductor substrate and a scanning means which reads out signal charges of the photo-electric conversion devices, wherein the photo-electric conversion devices are formed in an impurity layer having a concentration lower than that of an impurity layer in which the scanning means is formed.
- 2. A solid-state imaging device having a plurality of photo-electric conversion devices which are disposed on a single semiconductor substrate and an amplification circuit which amplifies and reads out signal charges of the photo-electric conversion devices, wherein a power source line or a ground line of the amplification circuit is connected with the semiconductor substrate in the single semiconductor substrate.
- 3. A two-dimensional solid-state imaging device having a photo-electric conversion device which is disposed two-dimensionally on a single semiconductor substrate and a scanningmeanswhichreadsout a signal charge of the photo-electric conversion device, wherein the photo-electric conversion device is formed in an n type impurity layer.
- 3. Detailed Description of the Invention

[Industrial Field]

Thepresentinventionrelatestoasold-stateimagingdevice,

and more particularly, to a sold-state imaging device suitable for obtaining a high sensitivity and a low smear.

[Prior Art]

Conventionally, as a reprehensive example of a two-dimensional sold-state imaging device, there has been a MOS type sold-state imaging device (by M. Aoki et al, ISSCC Digest of Technical Papers, p26, February 13, 1980), which has a construction of circuits illustrated in FIG. 10. In FIG. 10. reference numeral 1 denotes photo-electric conversion devices (photodiodes) which are disposed two-dimensionally shape and performsphoto-electric conversion. Reference numeral 2 denotes a vertical scan circuit which selects each row. Reference numeral 3 denotes a vertical gate line which guides a select signal from the vertical scan circuit 2 to each vertical switch. Reference numeral 4 denotes a vertical switch which is opened and closed according to the select signal from the vertical scan circuit 2. Reference numeral 5 denotes a horizontal scan circuit which performs selecting of each row. Reference numeral 6 denotes a horizontal switch which is opened and closed according to the select signal from the horizontal scan circuit 5. Reference numeral7denotesanamplificationcircuitwhichisdeposedoutside the device. Reference numerals 8 and 9 denote a vertical signal line and horizontal signal line, respectively. The circuit carries out the following operations. Firstly, in a horizontal blanking period, a voltage of the vertical gate line 3 of a row selected by the vertical scan circuit 2 is increased, so that the vertical switches 4 are opened, and signal charges are

transmitted from the host diodes 1 to the vertical signal line. Next, in a, horizontal scan period, the horizontal scan circuit 5 is operated, so that the horizontal switches 6 are sequentially opened and closed, and the signal charge are sequentially transmitted through horizontal signal lines 9 and amplified by the amplification circuit 7 outside the device.

[Problems to Be Solved by the Invention]

The MOS type solid-state imaging device is implemented by not taking into consideration two points, that is, a KTC noise generated by a thermal noise of the horizontal switch 6 at the time of opening and closing the horizontal switch 6 and a noise of an external wide-band amplifier 7 required for high speed horizontal scan. As a result, there are problems of large noise and a low signal to noise ratio (hereinafter, referred to as an S/N ratio). In addition, there is no consideration of a smear phenomenon generated according to surplus charges generated in the vertical signal line 8 due to leakage of light during one horizontal scan period. Therefore, at the time of imaging with a high illumination, that is, imaging of a bright object, bright, white continuing lines occur vertically in a reproduced image, so that there is a problem in that a quality of image deteriorates.

Therefore, in Japanese Patent Application Laid-Open No. 62-128123, the inventors of the present invention proposed a solid-state imaging circuit including an amplification circuit which senses and amplifies a potential of each of vertical signal lines 8, a reset switch which resets the vertical signal lines, andameans (hereafter, referredtoasacorrelationdoublesampling

circuit) which senses a difference between a potential of the empty vertical signal line 8 after the reset and a potential of the vertical signal line 8 having a signal and outputs only the true signal component, thereby capable of obtaining a low noise and a low smear. FIGS. 10 to 13 are views for explaining operations of an example of such a solid-state imaging device. Hereinafter, the operations will be described with reference to the drawings.

FIG. 11 is a view illustrating a construction of a circuit according to an embodiment of the present invention. In the figure, reference numerals 1 to 6, 8, and 9 are the same as those of FIG. 10. Reference numeral 71 denotes a pre-amplification circuit which senses and amplifies a potential of each of the vertical signal lines. Reference numeral 72 denotes a self bias circuit which sets the pre-amplification circuit 71 to a high gain region. Reference numerals 74, 73, and 75 denote a coupling capacitance, a feedback capacitance, and a clamp switch, respectively. Reference numeral 12 denotes a unity gain buffer amplifier. Reference numerals 13 to 17 denote unity gain buffers of which offsets are cancelled (by Y. A. HAOUE et al, IEEE Journal of Solid State Circuit Vol. SC-14, pp.961-969, December. 1979). Reference numeral 13 denotes a memory capacitor. Reference numeral 14 denotes a sample hold switch for writing a signal in the memory capacitor 13. Reference numeral 15 denotes a signal readswitch, and reference numeral 16 denotes as witch for canceling eachset. Referencenumeral 17 denotes an output buffer amplifier, and reference numerals 18 and 19 denote power source line and ground line of each amplifier, respectively. Terminals OUT 1 and OUT 2 are output terminals. A voltage to a terminal Vv is a bias voltage required for operations of the unity gain buffer amplifier. Voltages to terminals Vp and Vs are a power source voltage and a ground voltage of each amplifier. FIG. 12 is a view illustrating a timing chart of a driving pulse of the device illustrated in FIG. 11. S1 to S5 are voltages to each terminal in FIG. 11. In the embodiment, each of switches is of N channel. In a case of P channel, polarities of clock signals are inverted. FIG. 13 illustrates a cross-sectional view taken along a line B-B' of a portion of the photo-electric conversion unit enclosed by a dashed line in FIG. 11 and a cross-sectioned view taken along a line A-A' of a portion of the scan circuit unit other than the photo-electric conversion unit. In the figure, reference numeral 21 denotes a p type substrate. Reference Numerals 22, 23, 24, and 25 denote a p type well, an n type well, an n* diffusion layer, andap diffusion layer, respectively. Reference numerals 26, 27, and 28 denote a gate polysilicon, a photodiode n diffusion layer, and a photodiode p* diffusion layer, respectively. Reference numeral 29, 30, and 31 denote a field diffusion layer, afieldoxidelayer, and an interlayer insulating layer. Reference numerals, 32-1, 32-2, 32-3, 33, 34, and 35 denote an aluminum wire line of power source of an amplifier, a first-layer aluminum wire line of ground of the amplifier, a vertical signal line aluminumwireline, aninterlayerinsulatinglayer, a second-layer aluminum wire line for light shielding, and a protective layer, respectively. Hereinafter, operations of the embodiment will be described.

Firstly, in the horizontal blanking period, a DC output voltage of each row at the time of absence of signal charges and presence of only the smear charges is read out from the memory capacitor 13-1 of the unity gain buffer. The potentials of the terminals S1, S2, S3, and S5 are increased, so that the switches 72, 75, 14-1, and 16 are opened. At this time, the vertical signal line 8 is reset, and the pre-amplifier 71 is biased to the high gain region. In addition, an input terminal of the unity gain buffer amplifier 12 is reset to the bias voltage Vv. In addition, a voltage of an input terminal of the output buffer amplifier17becomesanoffsetvoltageoftheoutputbufferamplifier 17 (t₁, in FIG. 12). Next, the switch 72 is closed, and the pre-amplifier 71 is activated. At this time, due to the kTC noise, the voltage of the vertical signal line is fluctuated by Vb. However, since the switch 75 is opened, the noise is not transferred after the buffer amplifier 12 (t2, in FIG. 12). Next, the switch 75 is closed, and the unity gain buffer amplifier 12 is activated. The potential change of the vertical signal line 8 after the time is transferred through the pre-amplifier 71, the coupling capacitance 74, and the unity gain buffer 12 to the memory capacitor 13-1 (t3, in FIG. 12). After the elapse of Ts1, the switch 14-1 is closed, the DC output voltage of the buffer amplifier 12 at the time of absence of signal charges and presence of only the smear charges is maintained at one-side electrodeofthememorycapacitor13-1(t4, inFIG. 12). Similarly, the DC output voltage at the time of presence of the signal charges

and the smear charges is read out from the memory capacitor 13-2 of the unity gain buffer. Namely, the switches 72, 75, and 14-2 are opened, and the input terminals of the vertical signal line 8 and the buffer amplifier 12 are reset. Next, the switches 72 and 75 are sequentially closed, and after that, a potential of an arbitrary vertical gate line 3 selected by the vertical scan circuit 2 is increased, so that the vertical switch 4 is opened and the signal charges are transferred from the photodiode to the vertical signal line 8. After the elapse of Ts2 from the time that the switch 75 is closed, the switch 14-2 is closed, and the DC output voltage of the unity gain buffer amplifier 12 at the time of presence of the signal charges and the smear charges is maintained at the one-side electrode of the memory capacitor 13-2. Next, the switch 16 is closed, and the offset voltage of the output buffer amplifier 17 is maintained at the other-side electrodes of the memory capacitors 13-1 and 13-2.

In the horizontal scan period, DC outputs of the unity gain buffer amplifier 12 at the time of presence of the signal charges and the smear charges and DC outputs at the time of absence of signal charges and presence of only the smear charges which are retained in the memory capacitors are sequentially read out. Namely, if an arbitrary column (an n-th column) is selected by the horizontal scan circuit, the horizontal switches 6-2 and the read switches 15-2 of the n-th column are opened, and the DC output voltage of the buffer amplifier 12 at the time of presence of signal charges in the n-th column which are retained in the memory capacitors 13-2 in the n-th column occurs at the terminal

OUT 2. In addition, at the same time, the horizontal switches 6-1 and the read switches 15-1 in the (n+1)th column are also opened, and the DC output voltage of the buffer amplifier 12 at the time of absence of the signal charges in the (n+1)th column which are maintained in the memory capacitors 13-1 in the (n+1)th columnoccursattheterminal OUT1. Therefore, the output voltage of the terminal OUT1 are delayed by one clock, and if a difference from the output voltage of the terminal OUT 2 is maintained, the potential change of the vertical signal line due to the smear charges cannot be introduced therein. Accordingly, the true signal component can be obtained.

According to the embodiment, a correlation double sampling circuit is provided to each of the vertical signal lines 8, so that it is possible to obtain a signal output without cross-talk of the kTC noise that is one of the main noise sources of the conventional MOS type solid-state imaging device. In addition, since the amplification circuits are provided to each of the vertical signal lines 8, the band required for operations of the amplification circuits can be set to be lower than the band requiredfortheamplificationcircuitsoftheconventionaldevice, so that it is possible to greatly reduce the noise of the amplifier, that is another one of the main noise sources of the conventional device. As a result, it is possible to obtain a high S/N ratio. Inaddition, thetime of occurrence of surplus charges cross-talked into the signal is a time interval from a time that the self buffer switch 72 is closed to a time that the sample hold switch 14 is closed. The time of occurrence of surplus charges can be greatly reduced in comparison with the one horizontal scan period of the conventional device. In addition, the potential change of the vertical signal line due to the smear charges and the potential changes of the vertical signal line due to the smear charges and the signal charges are independently read out, and a difference thereof is obtained, so that the true signal wherethesmearsarenotcross-talkedcanbeobtained. Accordingly, it is possible to obtain a device having low smear.

Howevertheabove solid-state imaging device is implemented by not taking into consideration the following three points. However, each point will be described.

Firstly, asillustratedinFIG. 3, inthe solid-state imaging device, similarly to the conventional MOS type device, the transistors having the same polarities in the photo-electric conversion unit and the scan circuit unit are formed in the same pwell22. Themulti-pixel, high-performancesolid-stateimaging device can be implemented by increasing a degree of integration using MOS transistors having fine dimensions in the scan circuit unit. According to the proportional reduction rule of the integrated circuit technology, as the dimension is reduced to 1/k, a concentration of impurities of a substrate where the MOS transistors are formed (a well concentration of the solid-state imaging device) is increased by k times. As a result, if the ${\tt fine MOStransistors are used in order to obtain the high performance,}$ multi-pixel solid-state imaging device, a well concentration of the photo-electric conversion unit as well as the scan circuit unit is increased. Due to the increase in the well concentration,

a width of depletion layer formed in the vicinity of the photodiode is reduced by $1/\sqrt{k}$. As a result, a photo-electric conversion efficiency, that is, a photosensitivity is decreased.

The technology for fine MOS transistors is effective for improvement of the degree of integration, but a photo-sensitivity deteriorates, so that it causes a problem in that a high S/N ration cannot be achieved. In addition, the above-described problems are generally common to the conventional solid-state imaging device where the scan circuit unit and the photo-electric conversion unit are formed in the same impurity concentration layer irrespective of MOS type and CCD type solid-state imaging device.

Secondly, in the solid-state imaging device, when a horizontal column of signals are read out from memory capacitors in a lump, all the amplifiers in the horizontal direction are operated. At this time, as indicated by arrows in FIG. 11, the operating current of each amplifier flows from the terminal V_0 through the power source line 18 to each amplifier and flows through the ground line 19 into the terminal V_0 . As a result, there are problems of large voltage drop in the power source line and the ground line, horizontal shading and malfunction of an amplifier. The problem of the voltage drop in the power source line and the ground line are generally common to MOS type integrated circuits which handle analog signals.

Thirdly, similarly to the conventional solid-state imaging device, as illustrated in FIG. 13, the photo-electric conversion unit is formed in a p type impurity layer. As a result, the

following two problems occur. Firstly, the diffusion layer 24 connected to the first-layer aluminum wire line constituting the vertical signal line is an n impurity layer, and the vertical switch is formed with an n channel MOS transistor. In addition, similarlytoageneralnchannelMOStransistor, anelementisolation region is formed with a thick field oxide layer 30 and a high-concentration field p⁺ diffusion layer 29 directly below. At this time, an n*-p* junction having a large capacitance per unit area is formed between the diffusion layer 24 and the field pt diffusion layer 29 (X in the figure), and the capacitance thereof is in a range of 20 to 30% of the total capacitance of the vertical signal line. On the other hand, according to the inventors' analysis, a random noise of the solid-state imaging devicehasadependencyofCv1/2toVv3/4withrespecttothecapacitance Cy of the vertical signal line. Namely, since the photo-electric conversion unit is formed in the p type impurity layer, the capacitance of the vertical signal line is increased, and the random noise is increased, so that there is a problem in that the S/N ratio is lowered. Secondly, the signal charges are electrons that are minor carriers in the p type impurity layer. For this reason, the generated carriers having a long diffusion length are introduced into adjacent photodiodes, so that there is a problem that the resolution deteriorates. Particularly, in a case of a device having a small pixel pitch such as a high precision device, the problem is of great significance. In addition, the above two problems are common to general MOS type imaging devices.

Three objects of the present invention are as follows. A first object is to implement an imaging device having a scan circuit having a high degree of integration and high performance and a photo-electric conversion unit having a high photo-sensitivity in a general imaging device of both a MOS type and a CCD type. A second object is to prevent malfunction of an amplifier by preventing a voltage drop in a power source line or a ground line in an analog integrated circuit with the amplifier embedded therein, particularly, in a solid-state imaging device. A third object is to reduce random noise, to obtain a high S/N ratio, and to achieve a high resolution characteristic by reducing a capacitance of a vertical signal line in a MOS type imaging device.

[Means for Solving Problems]

The first object is achieved by forming a scan circuit unit in a high concentration impurity layer and by forming a photo-electric conversion unit in a low concentration impurity layer. In addition, the second object is achieved by connecting power lines or ground lines of amplifiers to a semiconductor substrate in a device. In addition, the third object is achieved by forming the photo-electric conversion unit in annutype impurity layer.

[Operations]

Firstly, by forming the scan circuit in a high concentration impurity layer according to the proportional reduction rule, it is possible to implement a highly-integrated high performance scan circuit by using a fine MOS transistor. In addition, by

forming the photo-sensitive portion in a low concentration impurity layer, it is possible to extend the depletion layer in the vicinity of the photodiode and to improve the photosensitivity. By doing so, it is possible to implement a solid-state imaging device having a highly-integrated scan circuit having a high performance and a photo-electric conversion unit having a high sensitivity.

Secondly, since the power source line or the ground line of an amplifier is connected to the semiconductor substrate in the device, the operating current of the amplifier can flow in a rear surface from the substrate but not in the wire line layer disposed on a surface of the semiconductor. Since the operating current of each amplifier is small and since resistance of the rear surface from the substrate thereof is also small, the voltage drop in the power source line or the ground line of each amplifier becomes small, and the malfunction of the amplifier can be prevented.

Thirdly, since the photo-electric conversion unitis formed in the n type impurity layer, the transistors formed in the photo-electric conversion unit can be formed as the p channel. By doing so, since the element isolation is possible without formation of a high concentration diffusion layer in a field portion, it is possible to reduce the capacitance of the vertical signal line and to reduce the random noise. In addition, since the signal charges can be constituted by holes having a small diffusion length, it is possible to obtain a high resolution characteristic.

[Embodiments]

Hereinafter, an embodiment of a first present invention

will be described with reference to FIG. 1. In FIG. 1, reference numerals21to35arethesameasthoseofFIG.13. Intheembodiment. a scan circuit unit (A-A' portion) has a cMOS structure where an n channel MOS transistor and a p channel MOS transistor are formed. The transistors are formed in a p type well 22 and an n type well 23 which have a concentration higher than that of the p substrate 21, respectively. On the other hand, a photo-electric conversion unit (B-B' portion) is formed in the p substrate 21 having a low concentration. According to the embodiment, since the scan circuit unit is formed in the high concentration impurity layer, it is possible to easily implement a high degree of integration by using fine transistors. Since the photo-electric conversion unit is formed on the low concentration substrate, it is possible to obtain a high photosensitivity. In addition, according to the embodiment, since particular impurities need not to be formed in the photo-electric conversion unit, there is an advantage that the number of processes can be completely the same as that of the conventional case.

In addition, in the embodiment, a case where the substrate is of aptype is described. However, in a case where the substrate is of an n type, the same applies if the polarities of the impurity layers are inverted.

In addition, although a case where the scan circuit unit has the cMOS structure is described, the effect of the present invention does not change even in a case where the scan circuit unit is formed with only the nMOS or pMOS.

In addition, a well layer having a concentration higher than that of the substrate and lower than that of the scan circuit unit and having the same type of polarity as that of the substrate maybeformedinthephoto-electricconversionunit. Anembodiment of such a device structure is illustrated in FIG. 2. In FIG. 2(a), reference numeral "a" denotes an impurity layer having the same polarity type as that of a substrate formed on the upper portion of the substrate 21 and having a concentration of impurities higher than that of the substrate. The layer may be formed by diffusion of p type impurities or by epitaxial growth on the upperportionofthesubstrate21. Inaddition, referencenumerals 22 and 23 denote a P well and an N well which have a concentration higher than that of the impurity layer "a". Here, a depth of each impurity layer may be selected as a needed value in terms of a photosensitivity characteristic and a resistance pressure. In addition, the depth may be set in any relationship of WPD = Wsc, Wpp > Wsc, Wpp < Wsc, or the like.

In FIG. 2(b), "b" denotes an impurity layer for preventing charges generated in a deep portion of the substrate from being introduced into the photo-electric conversion region and preventingoccurrenceofsmearsanddarkcurrentsanddeterioration of resolution. The buried layer is a layer having the same type of impurity as that of the substrate and having a concentration of impurities higher than that of the buried substrate. The charges that are generated in a portion deeper than the layer cannot be diffused into a layer higher than the layer by a potential barrier formed by the layer and the substrate. A depth of the

layer may also be a desired value in terms of the needed photosensitivity characteristic or the like. In addition, the depth may be set in any relationship of $W_{FD} \geq W_{SC}$, $W_{FD} < W_{SC}$, or the like. In addition, the layer may be formed over the entire device by diffusing the layer into the scan circuit region as well as the photo-electric conversion region.

Next, another embodiment of the first present invention will be described with reference to FIG. 3. Reference numerals 22 to 35 are the same as those of FIG. 13. Reference numerals 41 and 42 denote an n type substrate and p well, respectively. In the embodiment, the photo-electric conversion unit (B-B' portion) has a polarity opposite to that of the substrate and is formed in a well having a concentration lower than that of thescancircuitunit. According to the embodiment, it is possible to implement an imaging device having a highly-integrated scan circuit and having a high photosensitivity.

In addition, in a case where the substrate is of a p type, the same applies if the polarities of the impurity layers are inverted.

In addition, the scan circuit may be formed with only nMOS or only pMOS.

Inaddition, intheembodimentofthefirstpresentinvention, although the case of MOS type is described, it can be also adapted to a CCD type imaging device.

FIG. 4illustratesanembodimentofasecondpresentinvention.

In the figure, reference numerals 21 to 35 are the same as those of FIG. 13. In the embodiment, the ground line 44 of the amplifier

connected to the source of the nMOS transistor formed in the p type well 22 of the scan circuit unit is connected through the contact p* layer 43 of the substrate to the p type well 22 and the p' type substrate 21. The contact is provided to each amplifier arrayed in the horizontal direction. Acurrent flowing fromthepowersourceline32-1througheachtransistorconstituting the amplifier flows through the ground line 44 of the amplifier, the contact p* layer 43 of the substrate, and the p type well intothep substrateandreachestherearsurfacethereof (indicated by an arrow in the figure). Since the resistance from the contact p* layer of the substrate to the rear surface thereof is small and since the flowing current corresponds to one amplifier, the voltage drop therebetween is negligible. Therefore, according to the embodiment, it is possible to prevent the voltage drop in the ground line and to prevent the malfunction of the amplifier. In addition, since there is no need to scan the ground line 44 in the horizontal direction, it is effective for a higher degree of integration of the device.

Inaddition, intheembodiment, a case of the ptype substrate is described. However, in a case of the n type substrate, since the voltage of substrate becomes maximized in the device, the same effect can be obtained by connecting the power source line of the amplifier to the substrate.

FIG. 5 illustrates another embodiment of the second present invention. In the figure, reference numerals 21 to 35 are the same as those of FIG. 13, and reference numerals 43 and 44 are the same as those of FIG. 4. The power source line 32-1 of the

amplifier is connected via a through hole 45 to a second aluminum wire line for light shielding which is disposed so as to prevent the malfunction of the scan circuit unit. As a result, in the embodiment, it is possible to increase a width of the power source line without an increase in area and to prevent the voltage drop in the power source line.

In addition, the same effect can also be obtained with respect to the ground line.

In addition, the second present invention is not limited to the solid-state imaging device, but it can be adapted to a general integrated circuit having an amplifier and handling analog signals.

FIG.6illustratesanembodimentofathirdpresentinvention. In the figure, reference numerals 25, 26, 30 to 33, and 35 are the same as those of FIG. 13, and reference numerals 51, 52, and 53 denote an n⁻ substrate, a photodiode p⁻ diffusion layer, and a photodiode n⁺ diffusion layer, respectively. Since the photo-electric conversion unit is formed in an n type impurity layer, there is no need to form a high concentration impurity layerinanelementisolationregion. Asaresult, intheembodiment, it is possible to decrease the capacitance of the vertical signal line and reduce the random noise without formation of high concentration sides between the p⁺ diffusion layers connected to the vertical signal line 32-3. In addition, since the signal charges are holes that are minor carriers in the n type substrate and since the holes have a diffusion length smaller than that of the electrons, it is possible to obtain a high resolution

characteristic.

In addition, the n* diffusion layer 53 can be omitted. It may be formed under the p* diffusion layer 52, and the diffusion layer 52 may be a high concentration layer.

FIG. 7 illustrates another embodiment of the third present invention. In the figure, reference numerals 25, 26, 30, 31, 33, and 35 are the same as those of FIG. 13, and reference numerals 51 to 53 are the same as those of FIG. 6. Reference numeral 55 denotes a first-layer aluminum wire line for a contact between the vertical signal line second-layer aluminum wire line 54 and the p* diffusion layer 25. According to the present embodiment, by using the second-layer aluminum wire line for the vertical signal line, a thickness d of the insulating layer between a wire line and the substrate can be increased, so that it is possible to decrease the capacitance of the vertical signal line and to reduce the random noise.

In addition, in the embodiment illustrated in FIGS. 6 and 7, since the photodiode structure including a substrate having a high concentration layer and having the same polarity as a substrate disposed on the upper portion thereof and a low concentration diffusion layer having the opposite polarity has a low dark current and a depletion at the time of reading signals, there is a good characteristic that a reset noise does not occur. However, in a CCD type device, a potential well is generated inaportionwherethelowconcentrationdiffusionlayerisinserted under the read polysilicon gate, so that latent image is formed. On the contrary, in the aforementioned structure of the present

invention, particularly in a case where major carriers having the same polarity as the signal charges are present in a portion (hereinafter, referredtoasareadportion) oppositetoaphotodiode of a reading gate, the voltage at the time of turning on the read gate can be designed to be lower than the potential of the read portion, so that it is possible to solve the aforementioned problem. Hereinafter, it will be described with reference to FIG. 8. FIG. 8(a) is a cross-sectional view of a photo-electric conversion unit that is the same as that of FIG. 7. FIGS. 8(b), (c), and (d) are views illustrating potentials according to signal charges (holes) of each component at the time of storing signal charges, reading signals, and ending of reading signals. In the figure, reference numerals Q_S and Q_h denote the signal charges and the residual charges. Hereinafter, the operations will be described. At the time of storing the signal charges, the residual charge Q_n and the signal charge Q_S are stored in the photodiode, and major carriers having the same polarity as the signal charges are present in the vertical signal line (FIG. 8(a)). At time of reading the signals, the voltage at the time of turning on the read gate becomes higher than the potential of the vertical signal line, and the residual charges Qn flow into the potential well formed in the portion where the low concentration diffusion layer 52 is inserted under the read gate as illustrated in Y of (a) of the figure, and the signal charges Qs are diffused into the vertical signal line having a high capacitance (FIG. 8(b)). Next, if the read gate is turned off, only the residual charges Q_n in the potential well return to the photodiode (FIG.

8 (c)). In the two-dimensional solid-state imaging device, the following operations are repeated. However, the residual charges Q_n present in the potential well that are causes of the latent imageal ways reciprocates between the photodiode, and the potential well, but the residual charges are not readout to external portions of the device. Therefore, the residue that is a problem of the conventional CCD type does not occur. In addition, the effects described in the embodiment can be obtained irrespective of polarities of the carriers. In addition, a high concentration layer having the same polarity as that of the substrate needs not to be disposed on the upper portion of the photodiode. In addition, even if the read portion is not a vertical signal line, the same effect can be obtained if the major carriers having the same polarity as that of the signal charges are present.

FIG. 9 illustrates another embodiment of the third present invention. The embodiment is implemented by applying the present invention to an solid-state imaging circuit having an amplifier at each of pixel (Ando et al., Proceedings of '1986 National Conference of Television Society, pp51-pp52). In the figure, reference numerals 25, 30, 31, 33, and 35 are the same as those of FIG. 11, and reference numerals 51, 25-1, 26-2, and 26-3 denotes an n'type substrate, a p' photodiode diffusion layer, a gate polysilicon of an amplifier driver transistor, and a gate polysilicon of a reset transistor, respectively. In the embodiment, since the amplifier driver transistor is constructed with pMoS transistors, the 1/f noise is smaller than that of the nMoS transistors, so that it is possible to obtain low noise.

In addition, the embodiment can be adapted to the pMOS driver transistor irrespective of detailed forms of the amplifier illustrated in the drawings.

In addition, the third present invention can be used to improve resolution by being applied to the CCD type device as well as the MOS type, pixel amplifying type device.

[Effects of the Invention]

According to the first present invention, since the scan circuitumitcanbehighlyintegratedandsincethephotosensitivity can be increased by the photo-electric conversion unit, so that it is possible to implement a multi-pixel and high density solid-state imaging device. According to the second present invention, since the voltage drop at the power line or the ground line of the amplifier can be reduced, so that it is possible topreventmalfunctionoftheamplifierincorporated inthedevice. According to the third present invention, since the capacitance of the vertical signal line is lowered and since holes having a small diffusion length is used as signal charges, it is possible to implement an imaging device having a low random noise and a high resolution.

4. Brief Description of the Drawings

FIG. 1 is a view illustrating a cross-sectional structure of ascancircuitunitand aphoto-electric conversion unitac cording to an embodiment of a first present invention.

FIGS. 2 and 3 are views illustrating a cross-sectional structure of a scan circuit unit and a photo-electric conversion

 ${\tt unitaccording to another embodiment of the first present invention.}$

- FIG. 4 is a view illustrating a cross-sectional structure of a scan circuit unit according to an embodiment of a second present invention.
- FIG. 5 is a view illustrating a cross-sectional structure of a scan circuit unit according to another embodiment of the second present invention.
- FIG. 6 is a view illustrating a cross-sectional structure of a photo-electric conversion unit according to an embodiment of a third present invention.
- FIGS. 7 and 9 are views illustrating a cross-sectional structure of a photo-electric conversion unit according to another embodiment of a third present invention.
- FIG. 8 is a view illustrating a cross-sectional structure of a photo-electric conversion unit and a potential distribution for explaining a driving method where a residue does not occur.
- FIGS. 10 and 11 are views illustrating a construction of circuits of a conventional MOS type solid-state imaging device.
- FIG. 12 is a view illustrating a timing chart of a driving pulse of the device illustrated in FIG. 10.
- FIG. 13 is a cross-sectional view taken along lines A-A' and B-B' of the device illustrated in FIG. 9.
- 21: P substrate
- 22: P TYPE WELL
- 23: N TYPE WELL
- 24: N' diffusion layer
- 25: P' diffusion layer

- 26: gate polysilicon
- 27: n diffusion layer of photodiode
- 28: p* diffusion layer of photodiode
- 29: field p' diffusion layer
- 30: field oxide layer
- 31: interlayer insulating layer
- 32-1: first-layeraluminum wire line for power source of amplifier
- 32-2: first-layer aluminum wire line for ground of amplifier
- 32-3: first-layer aluminum wire line of vertical signal line
- 33: interlayer insulating layer
- 34: second-layer aluminum wire line for light shielding
- 35: protective layer
- 41: n type substrate
- 42: p well
- 43: substrate contact p* layer
- 44: ground wire line of amplifier
- 45: through hole
- 51: n type substrate
- 52: p diffusion layer of photodiode
- 53: n* diffusion layer of photodiode
- 54: second-layer aluminum wire line of vertical signal line
- 55: first-layer aluminum wire line for contact

FIG. 3

- 41: n type substrate
- 42: p well

FIG. 5

- 43: contact p* layer of substrate
- 4: ground wire line of amplifier
- 45: through hole

FIG. 7

- 51: n type substrate
- 52: p diffusion layer of photodiode
- 53: n* diffusion layer of photodiode
- 54: second-layer aluminum wire line of vertical signal line
- 55: first-layer aluminum wire line for contact

FIG. 8

substrate potential

vertical signal line potential

gate-on potential

- Os: signal charge
- Qn: residual charge
- 26-1: read gate

FIG. 10

- 5: horizontal scan circuit
- 2: vertical scan circuit

- 1: photo-electric conversion device
- 2: vertical scan circuit
- 3: vertical gate line
- 4: vertical switch
- 5: horizontal scan circuit
- 6: horizontal switch
- 7: external amplifier
- 8: vertical signal line
- 9: horizontal signal line
- 25-1: p* photodiode diffusion layer
- 26-2: amplifier driver transistor
- 26-3: gate polysilicon of reset transistor

FIG. 11

- 5: horizontal scan circuit
- 2: vertical scan circuit

photo-electric conversion unit

- 12: unity gain buffer amplifier
- 13: memory capacitor
- 14: sample hold switch
- 15: signal read switch
- 16: offset cancel switch
- 17: output buffer amplifier
- 18: power source line of amplifier
- 19: ground line of amplifier
- 71: pre-amplifier
- 72: self buffer switch

- 73: feedback capacitance
- 74: coupling capacitance
- 75: clamp switch

FTG. 12

potential Vp of arbitrary vertical gate line

FIG. 13

- 21: p type substrate
- 22: p type well
- 23: n type well
- 24: n+ diffusion layer
- 25: p* diffusion layer
- 26: gate polysilicon
- 27: n diffusion layer of photodiode
- 28: p* diffusion layer of photodiode
- 29: field diffusion layer
- 30: field oxide layer
- 31: interlayer insulating layer
- 32-1: aluminum wire line for power source of amplifier
- 32-2: first-layer aluminum wire line for ground of amplifier
- 32-3: aluminum wire line of vertical signal line
- 33: interlayer insulating layer
- 34: second-layer aluminum wire line for light shielding
- 35: protective layer

⑩ 日本国特許庁(JP)

① 特許出願公開

@ 公開特許公報(A) 平1-243462

@Int. Cl. 4

識別記号 广内整理番号 ④公開 平成1年(1989)9月28日

H 01 L 27/14 H 04 N 5/33 5/335 A -7377-5 F E -8420-5 C

審査請求 未請求 請求項の数 3 (全10頁)

50発明の名称 固体摄像素子

②特 頤 昭63-69372

②出 類 昭63(1988)3月25日

俊 文

東京都国分寺市東恋ケ窪1丁目280番地 株式会社日立製 @発明者 作所中央研究所内 東京都国分寺市東恋ケ窪1丁目280番地 株式会社日立製

摊 70発明者

作所中央研究所内 東京都千代田区神田駿河台4丁目6番地 株式会社日立製作所 の出 題 人

弁理士 小川 勝男 外1名 70代 理 人

1. 発明の名称 固体操做杂子

2、特許請求の範囲

1、同一半導体基板上に、配列された複数の光電 変機器子と、この光電変換器子の信号電荷を競 み出すための患を手段とからなる関体機像素子 において、上記光電変換素子は上記走査手段の 形成される不純物層より低濃度の不純物層内に 形成されていることを特徴とする固体機像素子。 2. 同一半導体基板上に、配列された複数の光電

※総番子と、この光電変換案子の信号電荷を増 幅して読み出すための増幅回路とからなる関体 機像素子において、上記増幅回路の電源線もし くはグランド線が上記半導体拡板と同一半導体 **基板内で接続されていることを特徴とする関体**

摄像器子。

3.同一半導体基板上に、2次元状に配置された 光電変換素子と、この光電変換素子の信号を読 み出すための患売手段とからなる2次元状の間 体撮像素子において、上記光電変換素子がπ型 不禁物度内に形成されることを特徴とする関体 华俭崇子.

3. 春頃の詳細な説明

[産業上の利用分野]

本発明は、固体撮像装置に係り、特に高感度。 低スメアを実現するのに好適な団体撮像装置に関 するものである.

「従来の技術」

禁来、2次元固体操像装置の代表的な一種とし てMOS型圏体操像装置が知られている (M. Aoki et al: アイエスエスシーシー・ダイジエス ト・オブ・テクニカル・ペーパーズ、p26, Fed. 13.1980)。上記従来技術は第10回に示 すような回路構成によつている。第10回におい て、1は2次元状に配置されて光電変換を行う光 惟変機器子 (ホトダイオード)、2は各行を選択 する乘直走査回路、3は緊直走査回路2からの選 択信号を各乗直スイツチに導く乗直ゲート線、 4 は熊直走査回路2からの選択信号により開閉する

特開平1-243462(2)

系直スイツチ、5 は各行の選択を行う水平走査調路、6 は水平定置335 からの選択値等によりが 助する水平スイツチ、7 は崇子外部に設けら級である。上記回路はつぎの動作を行う。まず、水率ア シェング期間中に、垂直定置导線、9 は水平配号である。上記回路はつぎの動作を行う。まず、水率プ シュキング期間中に、垂直皮を短路となり、オー されスイツ条4 が関き、信をもれる。その後、水イー で、1 から最近信号線 8 に送られる。その後の水イト で、マンチのが関係関係し、企業を関係が高ストラ後、水イー で、マンチのが関係関係し、企業を関係がある。 で、マンチのが関係関係し、企業を関係がある。 で、マンチのが関係関係し、企業を関係が、本の で、マンチのが関係関係し、企業を関係が、本の で、マンチのが関係関係し、企業を関係が、本の で、マンチのが関係関係し、企業を関係が、本の で、アンチのが関係関係と、不可 はあれたりまた。

[発明が解決しようとする課題]

が低いという問題があつた。さらに、一本平走窓 期間中に労の減れ込み等により蒸気信号線 8 内に 発生する会創電視によるスメア規急に対しての等 慮がなされておらず、高原皮造像時、即ち、明る い被写体を写したときに再生面の上下に白く尾を 引いたような解散が発生し、直質を溶しく劣化す るという地類があった。

これに対して、重度信号線8ごとに無資用分級8の電位を検知し、増幅する時報回路と、素底信号線をリセットするリセットスイツテを購入、できまる。 10 サント 株の空の蒸気信号線8の電位と、信号がある場合の乗返信号線8の電位との変を検知し取の信号の場合に住伍スメでを関うた面体接倫第下で、本類短りでは、本質をは、10 大阪 10 日本の様の面は10 日本の様の面は単微率デーの一般の動作を説明する。以下これを図によって取用する。以下これを図に

第11回は、固体操像素子の実施例の回路構成

園を示す。園中1~6,8及び9は第10個のも のと同一のものである。 71は各重直信号線の電 位を検知増幅するための前便増幅回路、72は前 曹増福岡路71を高利得領域に設定するための自 己パイアススイツチ、74はカツプリング容量、 73は帰還容量、75はクランプスイツチ、12 はユニィティゲインパツファアンプ、13~17 はオフセツトをキヤンセルしたユニイテイゲイン パッファ(Y.A.HAOUE et al:アイ・イー・イー・ イー・ジャーナル・オブ・ソリツドステイト・サ ーキット Vol.SC-14, pp.961-969,Dec.1979 (IEEE J.Solid-State Circuits, Vol. SC-14 pp. 961-969, Dec.1979))を構成しており、13 はメモリ容量、14はメモリ容量13への信号券 き込み用サンプルホールドスイツチ、15は信号 読み出しスイツチ、16は各セツトキヤンセルの ためのスイツチ、17は出力パツファアンプ、 18.19は各アンプの電源線ならびにグランド 線である。端子OUT1,OUT2は出力端子で 箱子 V v にはユニイティゲインバツファアンプの 動作に必要なパイアス電圧が端子Vo、Vsにはア ンプの電源電圧とグランド電圧がかかる。また第 1.2回は第1.1回の崇子を駆動するためのパルス タイミングを示している。S1~S5は第11図 の各端子にかかる電圧である。なお、本実施例は、 各スイツチがNチヤネルの場合であり、Pチヤネ **ルの場合はクロツク信号の拠性を反転したものと** すれば良い。さらに、第13回は第11回の破線 で買まれた光電変換部の一部BB'の断面図と、 光電変換部以外の走査回路部の一部AA′の斯甾 図を示す。図中、21はp-型基板、22はp型 ウエル、23はn型ウエル、24はn+拡散層、 25 tlp+ 拡散刷、26 はゲートポリシリコン、 2 7 はホトダイオード n - 拡散層、2 8 はホトダ イオードp+ 拡散層、29はフイールド拡散層、 30はフィールド酸化粧、31は層間総縁膜、 32-1はアンプ電源アルミ配線、32-2はア ンプグランド第1層アルミ配線、32-3は垂直 信号線アルミ配線、33は原間絶縁膜、34は端 光用第2層アミル配線、35は保護膜である。以

下、本実施例の動作を説明する。

水平ブランキング期間に入ると、まず、信号電 荷がなく、スメア電荷だけがある時の各行の直流 出力電圧をユニイテイゲインバジファのメモリ客 量13-1に読み出す、S1, S2, S3, S5 の電位が高くなり、スイツチ72,75,14-1 , 16が開く。このとき、垂直信号線8はリセ ツトされるとともに、前屋増幅器71は高利特領 城にパイアスされる。また、ユニイテイゲインバ ツフアアンプ12の入力幅子はパイアス電圧∇∨ にリセツトされる。更に、出力パツフアアンプ 17の入力端子電圧は、出力パツフアアンプ17 のオフセツト電圧になる(第12回のtょ)。つ ぎにスイツチ72が閉じ、前置増報器71が活性 化される。この時、kTC雑音により毛直信号線 はVょだけゆらぐが、スインチ75が開いている ためにバツフアアンプ12以降にはこの報音は伝 わらない(第12図のtェ)。この後スイツチ 75が間じユニイティゲインパツフアアンプ12 が活性化され、この時刻以降の垂直信号線8の電 位変動が前置増福器71とカツプリング容量74、 ューイディゲィンパツフア12を介して、メモリ 容量13-1に伝達される(第12図のts)。 この後、Tsiだけ時間が経過した後、スイツチ 14-1が閉じ、信号電荷がなく、スメア電荷だ けがある時のパツフアアンプ12の直流出力電圧 がメモリ容量13-1の片側の電極に保持される ことになる (第12回の t₄)。 同様にして、信 身電荷とスメア電荷のある時の直流出力電圧をユ ニイテイゲインパツファのメモリ容量13-2に 鍵み出す。すなわち、スイツチ72,75,14 - 2 が開いて垂直信号線 8 およびパツフアアンプ 12の入力端がリセツトされる。その後、スイツ チフ2、フラが順に閉じた後、垂直走査回路2に より選択されたある垂直ゲート線3の電位が高く なり、生直スイツチ4が開き、ホトダイオードよ り垂直信号級8に信号電荷が送られる。スイツチ 75が閉じてから時間 Tsaを経過したのちスイツ チ14-2が閉じ、信号電荷とズメア電荷のある 時のユニイテイゲインバツファアンプ12の直流

出力電圧が、メモリ容量13-2の片側の電揺に 保持されることになる。この後に、スイクチ16 が閉じ、メモリ容量13-1並びに13-2のも う片側の電係には出力パツファアンプ17のオフ セツト電圧が保持されることになる。

 ック分連延させ、 編子 O U T 2 の出力電圧との差をとると、スメア電荷による垂直信号線の電位変 動へ進入しない、 真の信号成分を持ることができる。

本実施例によれば、垂直信号線8ごとに相関2 重サンプリング回路を設けることにより、従来の MOS型固体撮像素子の一つの主雑音源である kTC総音の混入しない信号出力を得ることがで きる。また、増幅回路を飛浪信号線8ごとに設け ることにより、増幅回路の動作に必要な奇域を従 来弄子の増幅回路に必要とされた帯域より低くで # #来妻子のもう一つの主義音源である増幅器 の雑音を大幅に低減できる。この結果、高S/N 化を図ることができる。さらに、信号に混入する 金製電荷の発生時間は自己パイアススイツチ72 が閉じてから、サンプルホールドスイツチ14が 閉じるまでの時間となり、従来の一水平走変期間 に対し、大幅に低減でき、かつ、スメア電荷によ る垂直信号線の電位変動と、スメア電荷と信号電 荷による重直信号線の電位変動を独立に読みだし、 その恋をとることによりスメアの混合しない真の 信号を得ているので、低スメア化が可能となつて いる

ところで上記別体操像素子においては、以下の 3点についての考慮がなされていない。以下、各 点について説明する。

 エル漁皮の上昇により、ホトダイオードの周りに 形成される空芝層幅は1/√k に小さくなる。こ の結果、光電変換効率すなわち、光感皮の低下が

すなわち、微糖化技術の使用は集積度向上には 有効であるが、光感度の劣化を伴い符ら、Nを造 成できないという問題が生じる。なお、ここで述 べた問題点は走遊回跡がと光電液換部が同一不能 がある。 が成成されたMOS型、CCD型を開 わず、従来の個体腫瘍素子一般に共通する。

型集積回路一般に共通である。

第3に、従来の固体機像素子と同様に第13回 に示すように光電変換部はp型不純物層に形成さ れている。この結果、以下の2点の問題が生じる。 第1に乗市信号線を形成する第1層アルミ配線に 接続される拡散層 2.4 は n + 不純物層 : 鑑直スイ ツチは n チャネルMOSトランジスタとなつてい る。また、一般のnチヤネルMOSトランジスタ と同じく、妻子分離領域は、厚いフィールド酸化 腹30とその直下の高濃度のフイールドp+ 拡散 **間29により形成される。このため、拡散間24** とフィールドゥ+ 拡散層29の間(図示器)に、 単位面積当たりの容量値の大きいn+-p+接合が 形成され、この部分の容量値は全重直信号線容量 の20~30%以上を占めている。一方、本願発 明者等の解析によれば、上記固体操像辮子のラン ダム雑音は、飛直信号線容量Cv に対してCv^{1/2} ~ V v */ * の依存性を示す。すなわち、光電変換部 をp型不夠物層に形成したために、垂直信号線容 量が大きくなり、ランダム雑音が大きくなりS/

N比が小さいという問題が発生している。第2 に、信号電荷となるのは、P 型不純物原中の少数キャリアである程子である。このために、飲食が失く、発生したキャリアが解读するホトダイオードにも担入し、解象度が劣化するという問題がある。村に、高精趣選子の様に囲満ピツチが小さくなる場合にはこの問題に重要となる。なお、以上2つの問題点は、MOS型後像選子一般に共通する語

本発明の目的は、以下の3点である。第1に MOS型。CCD型関わず一般の順奏率子におい 方角集積かっ高性能の走変回跡と高い光電変 力光電変換部を合せ持つ操像類子を実現的である。 2に、増程器を内蔵するアナログ無機回路、特に 固体機像類子において電源線、グランド線におけ る電圧降下を助ぎ、増料器の誤動作をなくす。 第 3に、MOS型盤を選子において衝変的等級容量 をかさくすることによりランダム維音を低端し、 高S/N化を限り、かつ、高解像度特性を達成す

(課題を解決するための手段)

上記第10目的は、光変関係部を高線反不純物 別内に、光電震機能を低濃度不純物別内に形成す ることにより選級される。また、上記第20目的 は、増幅値の整型級もしくはグランド線を半導体 液板と漢子内で接続することにより、達成される。 さらに、上記第3の目的は、光電震機器をn型不 純物層内に形成することにより、達成される。 (44日)

郷1に、淮室回路を比例総小側に使い高値度不 結物層中に形成することにより、機動MOSトラ ンジスタを使用し、走査回路を高級商産経過度不 物層中に形成することにより、ホトダイオード所 辺の空芝層を伸ばすことができ、地帯反を向上す ることができる。これにより、高海度体性能を持 つ走変回路と、高い光梯度を持つ光電変換部を合 せ物回廊保護金牌子を実現できる。

第2に、アンブの電源線あるいはグランド線を 半進体基板と楽子内で接続することにより、アン プ動作電流は半導体表面に配質された配線層では なく基板より、医面に流れる。各アンプの動作電 流は小さく、かつ、裏面までの基板の行つ抵抗も 小さいために、各アンプの電源線もしくはグラン ド線までの電圧降下は小さく、アンプの数例作を 助ぐことができる。

据3に、光電変機能を n 型不頼物期内に形成す ることにより、まず光電変機能に形成されるトラ シジスタを p チャネルとすることができる。これ により、フィールド部に高濃度の拡散層を設ける ことなく、第子分類が可能となり、循直信号線容 黄を小さくし、ランダム雑音を低減できる。さら に、信号電荷を放散反の短いホールとでき、系解 機度特性を持ることができる。

(実施例)

以下、第1の本発明の一実施例を第1図により 説明する。第1個において、21~35は第13 個と同じである。本実施例では、走室回路の人 イが節)は、nチヤネルMOSトランジスタと nチャネルMOSトランジスタで構成される

G M O S 構造になっている。各トランジスタは「外 高板 2 1 より強度の高いり型ウェル 2 2 と n 型の エル 2 3 内に形成されている。一方、光電変換的 (3 - B * 6) は、速度の低いり一落板 2 1 内に 形成されている。本実施例によれば、走走部時部 は高速度不制物照片に形成されるので機軽トラン ジスタを用い、高速程化を容易に回るとができ、 光電変換部は低速度系板上に形成されるので高い 光電変換部は低速度系板上に形成されるので高い 光電変換部に特別な不純物を形成する必要がない ので、工程数を検定と全く同様にできるという利 は有している。

なお、本実施例では茶板がp型の場合を述べた がn型の場合も各不純物層の極性を逆にすれば全 く胸棒である。

さらに、走変回路部がcMOS構造の場合を返べたが、nMOSだけで構成される場合でも、 pMOSだけで構成される場合でも本発明の効果に変わりはない。

また、光電変換部に基板より濃度が高く、かつ

第2関(b) においてりは抗極政部で発生した 世務が地域を機械域に入込み、スメア、時電流、 解像度の劣化などが発生するのを防止するために 設けた不動物層である。この想込み層は高板を同 数かつ埋込み基板より不動物機度が高い層であり、 本層より程能で発生した電荷は水層と基板の作る 電位除程によって本間より上部に装成することは できなくなる。本層の設さも必要とする分光感度 材性等から所限の前に選べばよく、Wro≥Wac。 Wro<Wacなど后行なる関係に設定してもよい。 また、本層は光電変換領域だけでなく走室開稿領域まで拡散し両子全体に置って設けるようにして も実際はない。

つぎに、第1の本発明の他の実施制を第3関により説明する。22~35は第13回と同じである。41はn型系板、42はp・ウエルである。本実施制では、光電変機器(B-B'部)は系板とは逆極性を持ち、かつ走変回路部より構成の低いウエル内に形成される。本実施制によれば、高額程な走差回路と高い地感度を持つ接触調子を実現できる。

なお、基板がp型の場合も各不能物層の機性を 逆にすれば全く同様である。

さらに、走査回路は n M O S だけあるいは p M O S だけでもよい。

なお、以上の第1の本発明の実施例はMOS型

の場合を述べたがCCD型操像崇子にも適用でき ることは言うまでもない。

気4回に、第2の水発明の実施例を示す。図中、 21~35 は 第13 関と回じである。 本実施例で は、走査回路部のp型ウエル22内に形成される nMOSトランジスタのソースに接続されたアン プグランド線44は蒸板コンタクトp+ 層43を 介しp型ウエル22p-型落板21に接続される。 このコンタクトは水平方向に並んだ各アンプごと に設けられる。 電源線 3 2 - 1 よりアンプを構成 する各トランジスタを貫通して洗れる電流はアン プグランド線44基板コンタクトp+ 暦43, p 財ウエルを経てロー 英板に流れ裏面に到達する (図中矢印で示す)。 携板コンタクトp+ 層から 裏面までの抵抗は小さく、かつ流れる電流もアン ブー段分であるので、この間の電圧降下は無視で きるほど小さい。したがつて、本実施例によれば、 グランド線における電圧降下を防ぎ、アンプの鉄 動作を防ぐことができる。また、グランド級44 を水平方向に走らせる必要がなくなり、素子の高

集積化にも有効である。

なお、本実施例においては、p 基板の場合を述べたが、n 基板の場合は、基板電圧が楽子の中で 最大となるので、アンブ電源級と基板を接続すればよい。

頭5回に、第2の本発明の他の実施例を示す。 団中、21~35は第13回と、43,44は第 4回と同じである。アンプ電源様32~11は、ス ルーホール45を介して、走室開発層の影動作を 防ぐために設けられた選光用第2層アルミ配線に 接続される。この結果、本実施例では面積の増加 なく電源級の料を広げることができる。

なお、グランド線でも同様な効果が得られることは言うまでもない。

また、第2の水発明は、固体操像素子に限らず、 アンプを有するアナログ信号を扱う集積回路一般 に適用できる。

第6回に、第3の本発明の実施例を示す。図中、 25.26.30~33.35は第13回と同じ なお、n+ 拡散層53はなくてもよい、p- 拡 散層52の下郷に形成されてもよいし、拡散層 52は高濃度層であつてもよい。

第7回に、第3の本発明の他の実践例を示す。 関中、25,26,30,31,33,35は第 13回と同じで、51、53は第6回と同じで、 55は、低度信号級第2用アルミ配線54とp・ ルミ配線である、本実施例によれば、無気信号線 に第2月アルミ配線を用いることにより、配線と 接板間の純緑層の厚さもを厚くでき、垂直信号線 容量を小さくし、さらに、ランダム蟾音を低減で ***

さて、第6図並びに第7回の実施例で示した上 部に基板と同様性の高濃度層を有した基板と逆標 性の低濃度拡散層により構成されたホトダイオー ド雄浩は、勝贯液が低く、信号競み出し時に空乏 化するためにリセツト雑音が発生しないというす ぐれた特性を持つている。しかし、CCD型滑子 では低濃度拡散層が読み出しポリシリコンゲート 下に入る部分にポテンシャルの井戸が発生し残像 の原因となる。これに対して本発明で述べた構造 の特に読み出しゲートのホトダイオードとは逆の 部分(以下、読み出し部)に信号電荷と同様性の 多数キャリアが存在している場合には、読み出し ゲートのオン時間位を読み出し部電位より低くす ることにより、この問題を解決できる。以下、第 8 関により説明する。第8 図 (a) は、第7 図と 間に光電変換部の新面図、両図(b)(c)(d) はそれぞれ信号電荷脊積時,信号読み出し時、信 号読み出し終了時の各部の信号電荷(ホール)に 対する電位を示す図である。図中Qs、Qnは信号 世荷と残留世荷を示す。以下、動作を説明する。 信息量務務務時には、ホトダイオードには残留電 襟 Q。 と信号電荷 Qs が辯積され、垂直信号線に は信号電荷と同様性の多数キヤリヤが存在してい る(第8図(a))。信号読み出し時には、読み 出しゲートオン時間圧が振直信号級電位より高く なり、機能電荷Q。は、同図(a)のYに示す低 濃度拡散層 5 2 が読み出しゲート下に入つた部分 に形成されるボテンシャル井戸に入り、信号電荷 Qsは大きな容量を持つ垂直信号線内に広がる (第8図(b))。ついで、読み出しゲートがオ フすると、ポテンシャル井戸内の残留電荷Qs.だ けが再びホトダイオードに戻る(第8回(c))。 2. 水元間仏播像妻子においては、以下の動作がく り返されるが、残像の原因となるポテンシヤル井 戸内に存在する疫留電荷Q。は、常にホトダイオ ードとポテンシャル井戸間を往復するだけで、何

6 崇子外部に読み出されることはない。使つて、 使来CC D 超 夢子で問題となった 痩 知 は 是生する ことはない、なお、本実施何で述べた効果は、キ サリアの様性によらず選用できる。また、ホトダ イオード上部に 海桜と同様性の 再機 皮所を 和して いなくてもよい。さらに、読み出し 即 が 重度 健身 緑 でなくても、信 ちと同様性の 多数 キャリア が 存 もしていればよい。

類3回版に第3の水発明の別の実施例を示す。本 例は、各個第ごとに増幅器を持つ関係関係業子 会等議算 pp 51 - pp 52) 本発明を適用した 配付、30 - 1 に pp 52) 本発明を適用した は pp 51 - pp 52) 本発明を適用した は pp 52 は pp 52 は pp 52 と は pp 53 に pp 52 に は pp 53 に pp 52 に は pp 53 に pp 54 に 低鏡音化が関れる。なお、本実施例は、各図ごと に設けられた相幅部の具体的形態によらずドライ パトランジスタが MOSであれば適用できる。 なお、第3の本発明はMOS型、醤油相報製料 子ばかりでなく、CCD製料子に適用することに 無金度向上を図ることができる。


[発明の効果]


第1の本発明によれば、走業回路部を高集積化 し、かつ、光電度機能における光端板を高くする とができるので、多画湯かつ高端板を固体設象 男子を実現できる。第2の本発明によれば、アン プの電源線あるいはグランド線における電圧降下 を小さくできるので、漢子に内蔵されたアンプの 動動作を助ぐことができる。第3の本発明に ば、煮煮便与級啓集を小さくし、かつ、拡散長の 知いホールを信号電視として使えるので、低ラン ダム競音、かつ、液解垂放な接条屏子を実現できる。


4.図面の簡単な説明 第1図は第1の本発明の一実施例の走査回路部


特開平1-243462(8)

と光電変換部の斯面構造を示す図、第2回及び第 3 図は本第1の本発明の他の実施例の走査回路部 と光電変換部の斯面構造を示す図、第4回は第2 の本発明の一実施例の走査回路部の断面構造を示 す図、第5回は第2の本発明の他の実施例の走査 回路部の断面構造を示す図、第6図は第3の本発 明の一実施例の光電変換部の断面構造を示す図、 第7回及び第9回は本第3の発明の他の実施例の 光電変換部の断面構造を示す回、第8回は光電変 機部の断面構造と残留の発生しない駆動法を説明 するための世位分布を示す図、第10回及び第 1 1 図は従来のMOS型図体操像素子の回路構成 を示す図、第12図は第10図の兼子の駆動パル スのタイミングチヤートを示す図、第13回は第 9 図の妻子のA - A'B - B'の断面図である。 2 1 … p - 基板、 2 2 … p 型ウエル、 2 3 … n 型 ウエル、24 mn+拡散層、25 mp+拡散層、 26…ゲートポリシリコン、27…ホトダイオー ドn- 拡散層、28…ホトダイオードp+拡散層、 2.9 … フィールドゥ+ 拡散層、30 … フィールド 代理人 弁理士 小川勝州記述










42 P-7=1L



26-1 読み出しケート

